You can skip this in seconds

Click here to continue

Download Now!

Karnaugh Studio 1.0 1.0

Karnaugh Studio 1.0 1.0

Karnaugh Studio 1.0 Publisher's Description

Karnaugh Studio is a product line for student of engineer and profesional, who offers the possibility of obtaining the best solution to the simplification of boolenas functions using the map of karnaugh to show it, is a program intuitive and easy to use, it does not require of training and the solutions are obtained from immediate form.

The difference of this product with that they are in him market is that the method and the algorithms of simplification are own technology of npcompleteness, the method draws a technique where a logical function of variable n input expressed in mintemins conforms a map, applied a passage of the method this obtains to the n submaps to which it is exactly applied same to raisin obtaining n - 1 submaps to him, and thus recursive it is explored the space until obtaining all the prime terms. Additionally it exists several mechanisms of synchronization to eliminate the redundancy and to avoid exploring solutions expressed by other terms.

Feacture of Karnaugh Studio 1.0
  • Map Karnaugh iterative
  • Minimization tool allow you to handle 2 - 12 variables
  • Management multiples workspace
  • Handle function Category
  • Handle multiple function
  • Will find and eliminate redundant terms
  • On fly minimization
  • Allows you to click on a term in a given expression
  • Generatation of VHDL or Verilog code
  • Fill map in several ways Truth table, Sets, Boolean formula
  • Allows fill map whith all True, False or DontCare mintermins
  • Program extremely easy to use
  • History Simplification
  • Shows output in either SOP or BNF format
Feacture of Trial version Karnaugh Studio 1.0
  • Map Karnaugh iterative
  • Minimization tool allow you to handle 2 - 5 variables
  • Will find and eliminate redundant terms.
  • On fly minimization
  • Only one function manipulation
  • Allows you to click on a cube in show the mintermins
  • Generatation of VHDL or Verilog code
  • Fill map in several ways Truth table, Sets, Boolean formula
  • Allows fill map whith all True, False or DontCare mintermins
  • Program extremely easy to use
  • History Simplification
  • Shows output in either SOP or BNF format

Look for Similar Items by Category

Feedback

Popular Downloads